

PATENT 8031-1028

IN THE U.S. PATENT AND TRADEMARK OFFICE

In re application of

Yoshihiro NONAKA

Conf. 5218

Application No. 10/648,256

Group 2811

Filed August 27, 2003

Examiner Ori Nadav

SEMICONDUCTOR INTEGRATED CIRCUIT,
METHOD OF MANUFACTURING SEMICONDUCTOR
INTEGRATED CIRCUIT, CHARGE PUMP CIRCUIT,
LAYOUT DESIGNING APPARATUS, AND LAYOUT
DESIGNING PROGRAM

RESPONSE TO RESTRICTION REQUIREMENT

Assistant Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

October 27, 2004

Sir:

This responds to the Official Action mailed September 28, 2004.

Remarks begin on page 2 of this paper.